| FLIP_FLOP Project Status | |||
| Project File: | FLIP_FLOP.xise | Parser Errors: | No Errors |
| Module Name: | FLIP_FLOP | Implementation State: | Synthesized |
| Target Device: | xc7a100t-3csg324 |
|
No Errors |
| Product Version: | ISE 14.7 |
|
1 Warning (1 new) |
| Design Goal: | Balanced |
|
|
| Design Strategy: | Xilinx Default (unlocked) |
|
|
| Environment: | System Settings |
|
|
| Device Utilization Summary (estimated values) | [-] | |||
| Logic Utilization | Used | Available | Utilization | |
| Number of Slice LUTs | 1 | 63400 | 0% | |
| Number of fully used LUT-FF pairs | 0 | 1 | 0% | |
| Number of bonded IOBs | 2 | 210 | 0% | |
| Detailed Reports | [-] | |||||
| Report Name | Status | Generated | Errors | Warnings | Infos | |
| Synthesis Report | Current | Fri 31. May 10:21:06 2019 | 0 | 1 Warning (1 new) | 0 | |
| Translation Report | Out of Date | Fri 24. May 07:04:18 2019 | 0 | 0 | 0 | |
| Map Report | Out of Date | Fri 24. May 07:05:10 2019 | 0 | 4 Warnings (0 new) | 5 Infos (0 new) | |
| Place and Route Report | Out of Date | Fri 24. May 07:06:02 2019 | 0 | 0 | 2 Infos (0 new) | |
| Power Report | ||||||
| Post-PAR Static Timing Report | Out of Date | Fri 24. May 07:06:36 2019 | 0 | 0 | 4 Infos (0 new) | |
| Bitgen Report | ||||||
| Secondary Reports | [-] | ||
| Report Name | Status | Generated | |